📜 ⬆️ ⬇️

Giants of the past: Catalyst 5000 (Project Synergy)

Catalyst 5500

The Catalyst 5000 was introduced in a 5-slot chassis, with one slot reserved for the supervisor, with support for hot-swappable modules, two power supplies, a fan module and a 1.2 Gbps bus. Later, the ability to switch packets at the third and fourth level (L3, L4) was added. The Catalyst 5500 was a continuation of the development of the Catalyst 5000, it increased the bandwidth of backplane to 3.6 Gbps by adding two more tires of 1.2 Gbps each.

Catalyst 5000/5500
Each switch of this series functionally consists of:

')
Chassis - designed for the physical location of all elements. Provides electrical connection between a supervisor and other modules or line cards. For minimum performance on a Catalyst 5x00 series switch, you must insert a supervisor, one line card, and one power supply into the chassis.

Catalyst 5000


The chassis was produced in the following versions
5000Catalyst 5000 Series 5-slot chassis
5002Catalyst 5000 Series 2-slot chassis
5505Catalyst 5500 Series 5-slot chassis
5509Catalyst 5500 Series 9-slot chassis
5500Catalyst 5500 Series 13-slot chassis

Power supply - Catalyst 5000 is completed with 2 power supply units, parallel power supply from 2 units is supported.

The supervisor is the “brain” of the switch; it is here that the decision is made to send the frame.
Supervisor
The following types of supervisors were released for the Catalyst 5000:


The supervisor functionally consists of:

The supervisor also contains Application-Specific integrated circuits (ASICs) :


Supervisor IIIG
EARL Functionality

The Catalyst 5000 contains one EARL ASIC integrated into the supervisor. Newer platforms (such as the Catalyst 6500) contain multiple ASICs for each function (Layer 3 lookup, ACL, QoS, etc.). EARL ASIC creates and updates the forwarding table stored in the CAM. EARL ASIC searches for each received frame, determining which port to forward the frame, and which port to drop. EARL performing this task verifies the information in the header of each frame. If an entry for a frame is in the MAC table, EARL ASIC overwrites the frame and sends it to the line cards that will frame the frame.

EARL version 1 for Catalyst 5000 creates a forwarding table containing MAC addresses, VLAN ID associated with MAC and Index.

VLAN ID (16-bit) field, 10 of which are used, and 6 are reserved. Catalyst 5000 supports up to 1024 VLANs. Additional bit EARL ASIC uses for:


With the introduction of EARL2 on NFFC, the supervisor learned to check L3 information. After the initial solution on RSM or RSFC, EARL2 can rewrite the flow of similar packets without forwarding them to the Route Proccessor (RP).

Several new line cards for the Catalyst 5500 are equipped with special ASICs that allow L3 information to be rewritten based on information from EARL without the additional assistance of a supervisor.

Since the EARL is responsible for creating and maintaining the MAC table, the whole forwarder stops if the supervisor is pulled out. In switches that support fault tolerance of supervisors, EARL synchronizes the forwarding table, allowing you to restore forwarding on the backup supervisor.

Supervisor Part NumberSupervisor modelEARL Version Subtype
WS-X5005Supervisor IEARL1
WS-X5006Supervisor IEARL1
WS-X5009Supervisor IEARL1
WS-X5505Supervisor IIEARL1 +
WS-X5506Supervisor IIEARL1 +
WS-X5509Supervisor IIEARL1 +
WS-X5530-E1Supervisor IIIEARL1 ++
WS-X5530-E2Supervisor III NFFCEARL2 (NFFC)
WS-X5530-E2ASupervisor III NFFC-AEARL2 (NFFC)
WS-X5530-E3Supervisor III NFFC IIEARL3 (NFFC II)
WS-X5530-E3ASupervisor III NFFC II-AEARL3 (NFFC II)
WS-X5534Supervisor III FEARL1 ++
WS-X5540Supervisor II GEARL3 (NFFC II)
WS-X5550Supervisor III GEARL3 (NFFC II)


Line modules

The first linear modules that were announced as part of the Synergy project (Catalyst 5000) are:


The port speed in the first modules was limited by ridiculous by today's standards of 10 and 100 Mbps, since at the time of the announcement platform standard GigabitEthernet did not exist.
But even then, each linear module contained its own ASICs providing forwarding within the module.
Of course, other modules including GBIC line cards (maximum 9 GBIC per module) and specialized modules like the traffic analysis module (WS-X5380) were later released.


Catalyst 5000/5500 Architecture

Catalyst 5000/5500 use common bus architecture. The Catalyst 5000 uses 3 buses: to transfer data, to control the modules, and determine which port to forward traffic to:



The Catalyst 5500 implements the same 3 buses plus 2 additional data buses, each with 1.2 Gbps, which gives 3.6 Gbps. To maintain backward compatibility with the Catalyst 5000 lined cards, new cards are attached to all 3 tires, and the old ones only to one. Slots from the first to the fifth (the 1st is allocated under the supervisor) join all tires. Gigabit cards should be inserted into slots 2-5. Slot 13 is reserved for ATM switch proccessor (ASP).

WhiteBear Source

Source: https://habr.com/ru/post/115799/


All Articles